Reliable ultra-low-voltage cache design for many-core systems