Delay/power modeling and optimization techniques for low-power FinFET logic circuits and architectures