A High Throughput Multiplier Design Exploiting Input Based Statistical Distribution In Completion Delays