Intra- And Inter-Chip Communication Support For Asymmetric Multicore Processors With Explicitly Managed Memory Hierarchies